Can high bandwidth and latency justify large cache blocks in scalable multiprocessors?

Ricardo Bianchini, Thomas LeBlanc

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

An important architectural design decision affecting the performance of coherent caches is the choice of block size. There are two primary factors that influence this choice: the reference behavior of applications and the remote access bandwidth and latency of the machine. Given that we anticipate increases in both network bandwidth and latency (in processor cycles) in scalable shared-memory multiprocessors, the question arises as to what effect these increases will have on the choice of block size. We use analytical modeling and execution-driven simulation of parallel programs on a large-scale shared-memory machine to examine the relationship between cache block size and application performance as a function of remote access bandwidth and latency. We show that even under assumptions of high remote access bandwidth and latency, the best application performance usually results from using cache blocks between S2 and 128 bytes in size. We also show that modifying the program to remove the dominant source of misses may not increase the best performing block size. We conclude that large cache blocks cannot be justified in most realistic scenarios.

Original languageEnglish (US)
Title of host publicationProceedings of the 1994 International Conference on Parallel Processing, ICPP 1994
PublisherInstitute of Electrical and Electronics Engineers Inc.
PagesI258-I262
ISBN (Print)0849324939, 9780849324932
DOIs
StatePublished - Jan 1 1994
Event23rd International Conference on Parallel Processing, ICPP 1994 - Raleigh, NC, United States
Duration: Aug 15 1994Aug 19 1994

Publication series

NameProceedings of the International Conference on Parallel Processing
Volume1
ISSN (Print)0190-3918

Other

Other23rd International Conference on Parallel Processing, ICPP 1994
CountryUnited States
CityRaleigh, NC
Period8/15/948/19/94

ASJC Scopus subject areas

  • Software
  • Mathematics(all)
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Can high bandwidth and latency justify large cache blocks in scalable multiprocessors?'. Together they form a unique fingerprint.

  • Cite this

    Bianchini, R., & LeBlanc, T. (1994). Can high bandwidth and latency justify large cache blocks in scalable multiprocessors? In Proceedings of the 1994 International Conference on Parallel Processing, ICPP 1994 (pp. I258-I262). [4115727] (Proceedings of the International Conference on Parallel Processing; Vol. 1). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICPP.1994.66